Optimization of Bdd by Chaotic Evolution Algorithm and Its Application in Test of Stuck- Open Faults in Digital Circuits
نویسندگان
چکیده
The binary decision diagram (BDD) is an efficient graph representation of logic Boolean functions, it has wide applications in a lot of areas, such as computer science, circuit design and test. The size of binary decision diagram depends on the variable ordering which is used. A new approach is presented in this paper for the variable ordering and the optimization of binary decision diagrams, the approach is based on a chaotic evolution algorithm. The chaotic evolution algorithm proposed in this paper can combine the features of chaotic systems and evolutionary algorithm, and can take full advantages of both the stochastic properties and the global search ability. The application of the approach for the test of stuck-open faults in digital circuits is investigated, a test algorithm of stuck-open faults is proposed. The experimental results for a lot of digital circuits show that the binary decision diagrams with smaller number of nodes can be obtained by using the approach proposed in this paper, and the test vectors of open faults in digital circuits can be produced.
منابع مشابه
Design Error Diagnosis in Digital Circuits with Stuck-at Fault Model
In this paper we describe in detail a new method for the single gate-level design error diagnosis in combinational circuits. Distinctive features of the method are hierarchical approach (the localizing procedure starts at the macro level and finishes at the gate level), use of stuck-at fault model (it is mapped into design error domain only in the end), and design error diagnostic procedure tha...
متن کاملTransistor Stuck-Open Fault Detection in Multilevel CMOS Circuits
The necessary and sufficient conditions for detecting transistor stuck-open faults in arbitrary multi-level;el CMOS circuits are show. A method for representing a twopattern test for detecting a single stud-open fault using only one cube is presented. The relationship between the D-algorithm and the conditions for detecting transistor stuck-open faults in CMOS circuits is provided. The applicat...
متن کاملDesign of IIR Digital Filter using Modified Chaotic Orthogonal Imperialist Competitive Algorithm (RESEARCH NOTE)
There are two types of digital filters including Infinite Impulse Response (IIR) and Finite Impulse Response (FIR). IIR filters attract more attention as they can decrease the filter order significantly compared to FIR filters. Owing to multi-modal error surface, simple powerful optimization techniques should be utilized in designing IIR digital filters to avoid local minimum. Imperialist compe...
متن کاملLayout Level Design for Testability Strategy Applied to a CMOS Cell Library
The LLDFT rules used in this work allow to avoid some hard to detect faults or even undetectable faults on a cell library by modifying the cell layout whithout changing their behaviour and achieving a good level of reliability. These rules avoid some open faults or reduce their appearance probability. The main purpose has been to apply that set of LLBFT rules on the cells of the library designe...
متن کاملNon-linear Fractional-Order Chaotic Systems Identification with Approximated Fractional-Order Derivative based on a Hybrid Particle Swarm Optimization-Genetic Algorithm Method
Although many mathematicians have searched on the fractional calculus since many years ago, but its application in engineering, especially in modeling and control, does not have many antecedents. Since there are much freedom in choosing the order of differentiator and integrator in fractional calculus, it is possible to model the physical systems accurately. This paper deals with time-domain id...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2013